


# **RTA-OSEK**

## Freescale MPC56x family with Metrowerks Compiler



#### Features at a Glance

- OSEK/VDX OS version 2.2 certified OS
- RTOS overhead: 26 bytes RAM, 174 bytes ROM
- Category 2 interrupt latency: 110 CPU cycles
- Applications include: Engine Management, Integrated Starter Alternators, Chassis Control, etc.

## **RTA-OSEK**

RTA-OSEK provides an application design environment that combines the smallest and fastest OSEK RTOS with an unique timing analysis tool.

This port data sheet discusses the Infineon TriCore family port of the RTA-OSEK kernel alone and should be read in conjunction with the Technical Product Overview "*Developing Embedded Real-Time Applications with RTA-OSEK*" available from LiveDevices.

The kernel element of RTA-OSEK is a fixed priority, pre-emptive real-time operating system that is compliant to the OSEK/VDX OS standard version 2.2 for all four conformance classes (BCC1, BCC2, ECC1 and ECC2) and intra processor communication using OSEK COM Conformance Classes A and B (CCCA and CCCB).

All CPU overheads of the kernel have low worst case bounds and little variability in execution time. The kernel is particularly suited to systems with very tight constraints on hardware costs and where run-time performance must be guaranteed.

The kernel is configured using an offline tool provided with RTA-OSEK. Determining in advance which features are used allows memory requirements to be minimized and API calls to be optimized for greatest efficiency. All tasks and ISRs in RTA-OSEK run on a single stack – even extended tasks. This allows dramatic reductions in application stack space requirements.

The RTA-OSEK kernel is designed to be scalable. When a task uses queued activation or waits on events, the additional RTOS overhead required to support these features is paid by the task rather than by the system. This means that a basic single activation task uses the same resources in a BCC1 system as it does in an ECC2 system.

### Compiler/Assembler/Linker

The libraries, containing the code for the RTA-OSEK kernel, have been built using the following tools:

- Codewarrior v6.5 mwcceppc Version 2.4.7
- Codewarrior v6.5 mwasmeppc Version 2.4.7
- Codewarrior v6.5 mwldeppc Version 2.4.7

### **Memory Model**

The MPC56x/Metrowerks has a flat 32-bit memory model. For improved performance RTA-OSEK uses a small amount of RAM data that should be located in the compiler's Small Data Area. For all other objects 32-bit addressing is used externally providing no further restrictions on placement of user code and data.

## **ORTI Debugger Support**

ORTI is the OSEK Run-Time Interface that is supported by RTA-OSEK for the following debuggers:

• Lauterbach Trace32

Further information about ORTI for RTA-OSEK can be found in the ORTI Guide.

#### Hardware Environment

RTA-OSEK supports all variants of the Freescale MPC56x family.

#### **Interrupt Model**

49 levels of nested interrupts are supported.

#### **Floating Point Support**

Support for the floating-point hardware of the Freescale MPC56x is provided by RTA-OSEK. Only those Category 2 interrupts and tasks that are marked as using floating-point will save the floating-point context. This means that memory overheads are reduced because the floating-point context is not saved for tasks and ISRs that do not use floating-point. Both software and hardware floating-point are supported through correct use of the C runtime libraries.

Tasks and Category 2 ISRs inherit the MSR[FP] bit setting from the environment they preempt. Thus, if MSR[FP] is initialized to 1 before calling StartOS, all tasks and Category 2 ISRs can use the PowerPC floating-point hardware.

In contrast, any Category 1 interrupt handler that uses the floating-point hardware must re-enable MSR[FP] before using the floating-point hardware.

### **Evaluation Board Support**

This port of RTA-OSEK can be used with any Freescale MPC56x evaluation board. An example application is provided to run on the Axiom CMD-5XX with PM-565 evaluation board. This application can be adapted for other target boards by adjusting the linker command file (e.g., to alter the allocation of program sections) and one source file (if alternative output pins are required).

### Functionality

The below table outlines the restrictions on the maximum number of operating system objects allowed by RTA-OSEK.

Note that OSEK specifies that queued activations in an ECC2 system are only possible for basic tasks. Where tasks share a priority level, the maximum number of queued activations per priority level is 255.

The number of alarms, tasksets, schedules and schedule arrivalpoints is only limited by available hardware resources.

	BCC1	BCC2	ECC1	ECC2	
Max no of tasks	32 plus an idle task				
Max tasks per priority	1	32	1	32	
Max queued activations	1	255	1	255	
Max events per task	n/a	n/a	32	32	
Max nested resources	255				
Max alarms	not limited by RTA-OSEK				
Max standard resources	255				
Max internal resources	not limited by RTA-OSEK				
Max application modes		42949	67295		

#### Memory Usage

The memory overhead of RTA-OSEK is:

N	lemory Type	Overhead (Bytes)
RAM		26
ROM/Flash		174

In addition to the RTOS overhead, each object used by an application has the following memory requirements:

Object	RAM Bytes	<b>ROM Bytes</b>
BCC1 task	0	40
BCC2 task	10	56
ECC1 task	292	64
ECC2 task	294	72
Category 1 ISR	0	0
Category 2 ISR	0	76
Resource	0	20
Internal Resource	0	0
Event	0	4
Alarm	12	40
Counter	4	100
Taskset (RW)	4	4
Taskset (RO)	0	4
Schedule	16	36
Arrivalpoint (RW)	12	12
Arrivalpoint (RO)	0	12

In addition to these static memory requirements each task priority and Category 2 interrupt has a stack overhead (in addition to application stack usage). The single stack model means that this overhead applies to each priority level rather than to each task. Similarly, for Category 2 interrupts this overhead applies for each unique interrupt priority. The below table shows stack usage for these objects.

Object	Stack Bytes
Task priority level	112
Category 2 interrupt	96

RTA-OSEK provides an optimization for task termination if the user can guarantee that tasks only terminate from their entry function. Tasks that terminate from elsewhere are not eligible for this optimization and duly require 288 more stack bytes per priority level than indicated in the table above.

### Performance

The following table gives the key kernel timings for operating system behavior in CPU cycles.

Task Type	Basic	Extended	Ref
Category 1 ISR Latency	44	44	Κ
Category 2 ISR Latency	110	110	А
Normal Termination	84	186	D
ChainTask	166	386	J
Pre-emption	138	248	С
Triggered by alarm	236	346	F
Schedule	128	232	Q
ReleaseResource	144	252	Μ
SetEvent	n/a	452	S
Category 2 exit switch latency	108	218	E

All performance figures are for the non-optimized interface to RTA-OSEK. Using the optimized interface will result in shorter execution times for some operations. All tasks use lightweight termination and no pre or post task hooks were specified.

The execution time for every kernel API call is available on request from LiveDevices.







Figure 1 - Category 1 interrupt with return to interrupted task






	$\leftarrow$	-[A	╞	(E
RTA-OSEK activity		ActivateTask(	[2]	
Category 1 ISR	 	↓ ↓		TerminateTask()
Task T2	 	Fask T2 ready to r	F	
Task T1		iterrupt Asserted		

Figure 3 - Category 2 interrupt activates a higher priority task








Figure 5 - Alarm activates task




Figure 6 - Task chaining




Figure 7 - Schedule() call




Figure 8 - Activation by SetEvent()




Figure 9 - ReleaseResource()

## **Benchmarks**

The following sections show benchmarks for RTA-OSEK memory usage for BCC1, BCC2, ECC1 and ECC2 conformant applications. The applications have the following framework:

- 8 tasks plus the idle task
- All basic tasks are lightweight tasks
- 1 Category 2 ISR with a 10ms minimum inter-arrival time
- 1 Counter
- 7 or 8 alarms, all attached to the same counter
- No resources or internal resources
- No hooks
  - No schedules
  - No tasksets
  - Built using standard status

The following table shows the task priority configuration for each benchmark application:

Task/ISR	Stack (bytes)	Period (ms)	BCC1	BCC2	ECC1	ECC2
ISR1	10	10	IPL1	IPL1	IPL1	IPL1
А	10	10	8	8	8	8
В	20	20	7	7	7	7
С	30	20	6	6	6	6
D	40	30	5	5	5	5
E	50	50	4	4	4	4
F	60	80	3	3	3	3
G	70	100	2	2	2	2
Н	80	150	1	1	1	2
Idle	10	-	idle	idle	idle	idle

The overhead figures give the ROM and RAM required for RTA-OSEK in addition to that required by the application. The RAM figure is shown split into RAM data and RAM stack.

### BCC1

The BCC1 application uses 8 basic tasks with unique priorities.

This application has the following overheads:

	Memory Usage	Bytes
OS ROM		2662
OS RAM		1118
	comprising RAM data	126
	comprising RAM stack	992



### BCC2

The BCC2 application uses 8 basic tasks with unique priorities.

Tasks A-G are attached to 7 alarms. Task H is activated multiple times from Task A and has maximum queued activation count of 255.

This application has the following overheads:

Memory Usage		Bytes	
OS ROM		3166	
OS RAM		1130	
	comprising RAM data	122	
	comprising RAM stack	1008	

#### ECC1

The ECC1 application uses 7 basic tasks and 1 extended task with unique priorities. Task H is the extended task and it waits on a single event that is set by basic tasks A-G.

This application has the following overheads:

Memory Usage		Bytes
OS ROM		3814
OS RAM		1714
	comprising RAM data	418
	comprising RAM stack	1296

#### ECC2

The ECC2 application uses 6 basic tasks and 2 extended tasks. Tasks G and H are the extended tasks and share a priority. The extended tasks wait on a single event that is set by tasks A-F. This application has the following overheads:

Memory usage		Bytes
OS ROM		4706
OS RAM		2448
	comprising RAM data	720
	comprising RAM stack	1728

### **Stack Optimization**

Using stack optimization with the benchmark example identifies that the following tasks can share internal resources:

"Tasks A, B and C

"Tasks D, E and F

"Tasks G and H

The benefit of this optimization is shown in the following table:

Total Stack Space (Bytes)	BCC1	BCC2	ECC1	ECC2
Non-optimized	1372	1388	1676	2108
OS Overhead	992	1008	1296	1728
Application Overhead	380	380	380	380
Optimized	612	612	916	916
OS Overhead	432	432	736	736
Application Overhead	180	180	180	180

#### **Contact addresses:**

LiveDevices Ltd. Atlas House Link Business Park Osbaldwick Link Road Osbaldwick York YO10 3JB, Great Britain Phone +44 (1904) 56 25 80 Fax +44 (1904) 56 25 81 info@livedevices.com

ETAS GmbH Borsigstraße 14 70469 Stuttgart, Germany Phone +49 (711) 8 96 61-102 Fax +49 (711) 8 96 61-106 sales@etas.de www.etas.de

#### ETAS Inc.

3021 Miller Road Ann Arbor, MI 48103, USA Phone +1 (888) ETAS INC Fax +1 (734) 997-9449 sales@etas.us www.etas.us

#### ETAS K.K.

Queen's Tower C-17F 2-3-5, Minatomirai Nishi-ku Yokohama 220-6217, Japan Phone +81 (45) 222-0900 Fax +81 (45) 222-0956 sales@etas.co.jp www.etas.co.jp

#### ETAS S.A.S.

ETAS S.A.S. 1, place des Etats-Unis SILIC 307 94588 Rungis Cedex, France Phone +33 (1) 56 70 00 50 Fax +33 (1) 56 70 00 51 sales@etas.fr www.etas.fr

#### ETAS Korea Co., Ltd. 3F, Samseung Bldg. 61-1 Yangjae-dong, Seocho-gu Seoul, Korea Phone +82 (2) 57 47-016 Fax +82 (2) 57 47-120 sales@etas.co.kr www.etas.co.kr

www.etasgroup.com

Subject to changes (09/04)